Cadence Design Systems looking for Lead #asicverificationengineer for #pune location #xtensaprocessor #uvm #systemverilog
interested one can share your resume with me furkank@cadence.com